Revision history of "Asynchronous logic diagrams: Methods and software tools for designing in a reconfigurable environment" (Q3056330)

Jump to navigation Jump to search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

12 March 2024

12 June 2023

3 August 2022

  • curprev 20:0320:03, 3 August 2022DG Regio talk contribs 134,515 bytes +90,189 Changed label, description and/or aliases in et, lt, hr, el, sk, fi, pl, hu, cs, ga, sl, bg, mt, pt, da, ro, sv, nl, fr, de, it, lv, es, and other parts: Adding translations: et, lt, hr, el, sk, fi, pl, hu, cs, ga, sl, bg, mt, pt, da, ro, sv,

12 January 2022

11 January 2022

28 November 2021

  • curprev 18:0118:01, 28 November 2021DG Regio talk contribs 33,597 bytes +5,220 Created claim: summary (P836): 1.1.1. Korte beschrijving van de samenvatting van het project.Het doel van het project is het ontwikkelen van theorie en het evalueren van de methodologie, stap-voor-stap procedure en tools voor het ontwerpen van asynchrone circuits in een herconfigureerbare omgeving.Asynchrone apparatuur trekt toenemende belangstelling, aangezien asynchrone circuits zeer stabiel zijn. Dit betekent dat het ontwerp zich kan aanpassen aan verschillende parameters...
  • curprev 18:0118:01, 28 November 2021DG Regio talk contribs 28,377 bytes +167 Changed label, description and/or aliases in nl: translated_label
  • curprev 09:2609:26, 28 November 2021DG Regio talk contribs 28,210 bytes +5,223 Created claim: summary (P836): 1.1.1. Kurze Beschreibung der Projektzusammenfassung.Das Ziel des Projekts ist es, Theorie zu entwickeln und die Methodik, Schritt-für-Schritt-Verfahren und Werkzeuge für die Gestaltung von asynchronen Schaltungen in einer rekonfigurierbaren Umgebung zu bewerten.Asynchrone Ausrüstung zieht wachsendes Interesse an, da asynchrone Schaltungen sehr stabil sind. Dies bedeutet, dass das Design in der Lage ist, sich an verschiedene Parameter des Produk...
  • curprev 09:2609:26, 28 November 2021DG Regio talk contribs 22,987 bytes +165 Changed label, description and/or aliases in de: translated_label

25 November 2021

  • curprev 19:3319:33, 25 November 2021DG Regio talk contribs 22,822 bytes +5,495 Created claim: summary (P836): 1.1.1. Brève description du résumé du projet.L’objectif du projet est de développer la théorie et d’évaluer la méthodologie, la procédure étape par étape et les outils de conception de circuits asynchrones dans un environnement reconfigurable.Les équipements asynchrones attirent de plus en plus d’intérêt, car les circuits asynchrones sont très stables. Cela signifie que la conception est capable de s’adapter aux différents paramètres du processu...
  • curprev 19:3319:33, 25 November 2021DG Regio talk contribs 17,327 bytes +176 Changed label, description and/or aliases in fr: translated_label

27 September 2021

10 September 2021

15 July 2021

  • curprev 12:3312:33, 15 July 2021DG Regio talk contribs 16,731 bytes +161 Changed label, description and/or aliases in en: translated_label
  • curprev 12:3312:33, 15 July 2021DG Regio talk contribs 16,570 bytes +4,580 Created claim: summary (P836): 1.1.1. Short description of the project summary The aim of the project is to develop theory and evaluate methodology, phase procedures and tools for designing asynchronous circuits in a reconfigurable environment. Asynchronous equipment attracts increasing interest, because asynchronous circuits are very stable. This means that design can adapt to different parameters of the production process, delays in logic elements and wires, temperature cha...

14 July 2021

13 July 2021